Abstract-Testing of VLSI circuits can cause generation of excessive heat which can damage the chips under test. In the random testing environment, high-performance CMOS circuits consume significant dynamic power during testing because of enhanced switching activity in the internal nodes. Our work focuses on the fact that power minimization is a Traveling Salesman Problem (TSP). We explore application of local search and genetic algorithms to test set reordering and perform a quantitative comparison to previously used deterministic techniques. We also consider reduction of the original test set as a dual-objective optimization problem, where switching activity and fault coverage are the two objective functions.
Introduction
The growing size of very large scale integration (VLSI) circuits, high transistor density, and popularity of low-power circuit and system design are making minimization of power dissipation an important issue in VLSI design. The amount of heat generated limits the density of a chip. Reduction of power dissipation also permits the use of smaller package size. This can reduce weight of portable products and prolong battery life.
Power dissipation during test application also plays a key role. Often during testing, test patterns leading to much larger power dissipation are applied which never occur during the normal mode of operation of the given circuit. Excessive power dissipation during testing could damage the chip, or prevent periodic testing of such equipment. In the case of multi-chip modules, it has been observed that the potential advantages in circuit density and performance of the technology cannot be realized without access to fully tested, unpackaged integrated circuits or what are called "bare die". Absence of packaging precludes the use of traditional heat removal techniques during the bare die testing. In such cases, power dissipated during testing can adversely affect the overall yield, thus adding to the production cost [1] .
Prior experimental results [1] , [2] , [3] , [4] show that test vector ordering in the context of combinational and sequential circuit testing can reduce power dissipation by an order of magnitude compared to the original unordered test set generated by a traditional automatic test pattern generator (ATPG) . The test set re-ordering problem can be reduced to the well-known traveling salesman problem (TSP), where the individual test vectors are the cities and the Hamming distance between any two test vectors is the distance between those two cities [1] , [15] .
Chattopadhyay and Choudhary have shown [2] that by sacrificing a small amount of fault coverage it is possible to select a representative subset of test vectors generated by an ATPG and achieve a further decrease in power dissipation. Fault coverage is defined as the number of faults detected divided by the total number of faults under a given fault model [20] , [21] .
One part of this work is focused on quantitative comparison between two search methods to TSP: a well-known 2-opt heuristic and a genetic algorithm-based approach. Selecting an appropriate crossover operator for genetic algorithms (GAs) is important when dealing with permutation optimization problems. Many scheduling problems [19] can be categorized as order-based, because relative position of elements in a permutation matters a great deal. The traveling salesman problem, on the other hand, is an adjacencybased problem where the focus shifts from relative ordering to adjacency. That is, for two elements A and B of a permutation, the fact that A comes before B is no longer as important as whether A is adjacent to B, usually due to some cost associated with going from A to B. We make use of weight-biased edge crossover [12] for test set reordering.
We also investigate a potential for combining 2-opt with the GA approach. This yields a marginal improvement in power dissipation on several benchmark circuits. All results are compared to deterministic techniques that have been previously applied to the problem of dynamic power minimization.
In the other part of this paper we revisit the idea of test set reduction by highlighting the trade-off between high fault coverage and low power dissipation. Deb's NSGA-II [13] is used to construct a Pareto-front of multiple subsets from the original generated test vectors. We argue that generating a Pareto-front provides more flexibility in selecting a proper solution for some particular application than generating a single solution using a fixed weighted objective function that combines fault coverage and power dissipation, as observed in [2] .
Background and Related Work
The two components of power dissipated in a CMOS circuit [11] Power dissipation issues are addressed at various stages of circuit design. For example, circuit synthesis to reduce the average switching activity is described in [5] - [7] , technology mapping that targets low power dissipation is considered in [8] and [9] , and physical design for low power is considered in [10] .
In the domain of circuit testing, low-power dissipation test methods have been investigated thoroughly for combinational and sequential circuits. Dabholkar et al. [1] have proposed several heuristics both for combinational circuits and scan-based sequential circuits. They show that computing an optimal order of the test vectors such that the switching activity of a combinational circuit is minimized is an NP-hard problem. They categorize their heuristics for combinational circuits as with or without repetition of test vectors. Christofides's heuristic and a greedy heuristic are used for the case of test vector reordering without repetition. Christofides's heuristic uses a minimum spanning tree based method to find a Hamiltonian path of the transition graph composed from the test set; the algorithm has O(n3) complexity. A greedy heuristic is also proposed which exhibits better running time for all the benchmark circuits. Kruskal's minimum spanning tree algorithm is used for the second case where repetition of test vectors is allowed. However, in the context of dynamic power minimization during testing, a test set without repetition of test vectors is always better than a test set with repetition in the sense that repeated vectors do not contribute to the increment of fault coverage but increase the total switching activity.
A genetic algorithm-based approach for combinational circuit testing was proposed by Chattopadhyay and Choudhary [2] . While the actual vector reordering was done using hyay's genetic algorithm were used to represent subsets of the original test set. Using a number of operators, they were able to find a remarkably low value for switching activity at the cost of reduced fault coverage. More specifically, a 3-4% decrease in fault coverage has been demonstrated to yield a 70% reduction in switching activity [2] .
Problem Definition
As pointed out by Latypov [15] , reordering of a test set is the well-known traveling salesman problem. Dabholkar et al. give the formal definition [1] as follows: given a combinational circuit C and a set of input vectors T = {ti, ..., t4,n compute an optimal input order (Si,..., s,-) of T where si = t7r(i), where ir is a permutation of {1, ..., n} such that nl-I Pc (si, s+1) is minimized for the power dissipation function Pc (refer to equation (3)). The proof of NP-hardness for this problem is presented in [16] .
Because power dissipation is directly proportional to switching activity, we can simplify the problem definition to the following model. Consider combining the output of all nodes into a single bitstring. This yields a hypercube vertex in n dimensions, where n is the bitstring length. The goal can then be expressed as finding the shortest path through the subset of vertices representing the outputs of all nodes of a circuit. Note that switching activity associated with going from test vector Ti to test vector Ti+1 is the Hamming distance between two corresponding bitstrings. This distance is equivalent to the number of edges traversed when traveling from one vertex to the other. Figure 2 ties these concepts with our example from the previous section. The output of all gates during application of four test vectors in Table 1 yields four vertices of a 3-dimensional cube: {000, 111, 110, 001}.
In the context of test set reduction, the problem definition becomes multi-objective with Pd = = Pc (si, si+1)
being minimized for some subset of T with cardinality m < n, where the subset itself is chosen such that it provides maximum fault coverage while yielding the lowest value of Pd. Due to the trade-off involved, there is rarely a single answer to this multi-objective problem and a set of optimal solutions needs to be located. 4 Techniques Applied For Euclidean TSP problems where the triangle inequality holds, Prim's algorithm is used to construct a minimal spanning tree over the set of cities; the resulting spanning tree must be less than the optimal Hamiltonian circuit which visits all of the cities. A non-Hamiltonian circuit can be constructed that traverses each edge of the spanning tree twice: in effect, the first traversal goes "out" over the spanning tree, and the second traversal returns to the origin. Using the triangle inequality, the non-Hamiltonian circuit can be converted into a Hamiltonian circuit by dropping cities from the route if they have already been visited. Denote the cost of this solution by Cs. Let Cm denote the cost associated with the minimal spanning tree, and let C* denote the optimal solution to the TSP. The advantage of this method is that it guarantees a solution that is within a factor (i.e., a ratio bound) of 2 of the optimal solution for Euclidean TSP problems [22] :
However, for the general TSP (where the triangle inequality does not hold), one can show that this method cannot guarantee a ratio bound on the quality of the optimal solution unless P = NP. As pointed out by Dabholkar et al., the triangle inequality does hold for test vector reordering problem if the zero-delay model is assumed, though the property is not guaranteed to hold for the general-delay model.
The major contribution of this paper is application of two search techniques to the problem of dynamic power minimization. All previous work on test vector reordering in combinational circuits has utilized algorithms that constructed a path through the corresponding TSP graph one task at a time in a deterministic fashion [1] , [2] . We present a comparative study between these deterministic techniques and two search algorithms that start with some initial random path and iteratively refine it. The first approach we consider is a well-known 2-opt heuristic. This heuristic is the most basic form of local search for TSP problems and, therefore, serves as a good baseline for comparison. The second approach is a specialized crossover operator for a genetic algorithm framework. The method has been demonstrated to perform very well on TSP benchmarks by its authors [12] . Following is a more detailed description of each technique.
2-opt Heuristic
The 2-Opt local search method is a very general and robust local search operator for the TSP. The idea behind 2-opt is quite simple. Starting with some initial path, a pair-wise edge comparison is performed to decide whether two edges should swap vertices. For instance, in Figure 3, 
Weight-Biased Edge Crossover
Julstrom and Raidl proposed the Weight-Biased Edge Crossover operator for solving TSP problems [12] . For the purposes of our work we have concentrated on its greedy version (GX1 in [12] ). Our choice was guided by the fact that GX1 was not only able to locate better solutions on TSP benchmarks [17] but also showed the fastest convergence rate over its random and heuristically-guided counterparts (see comparison to IX, RX, and TX operators in [12] [2] has assumed fixed weight values for the two objectives. We argue that optimality of a solution depends, in some sense, on application. If a subset A results in lower switching activity as well as lower fault coverage than subset B, deciding whether A is better than B is not obvious. Therefore, it might be desirable to present a set of optimal solutions that the end-user will be able to choose from.
We have used Deb's NSGA-II [13] [26] , [24] , [25] . Following is a brief description of how NSGA-II works.
Given two solutions A and B to a multi-objective problem, we can say that A dominates B only if it is better or equal to B with respect to every objective and strictly better than B in at least one objective. In our case, A dominates B if A yields lower switching activity and higher or the same fault coverage than B, or A yields lower or the same switching activity and higher fault coverage. Using this definition, one can now extract a set of non-dominated individuals from a population. This set of solutions is the first non-dominated Pareto-front. All remaining solutions are dominated by one or more members of the first Paretofront and can, therefore, be considered worse.
We can further extract the second non-dominated Pareto-front from the remaining portion of the population. All solutions in the second front are worse than members of the first Pareto-front but better than everything that doesn't belong to the first or the second fronts. Continuing to extract one non-dominated Pareto-front after another, we can group the entire population into fronts with a natural ordering: individuals belonging to a front with lower index are considered more fit.
It is common to find multiple fronts over the first few generations. However, as the search progresses and the entire population converges to the first Pareto-front, further ordering of individuals requires an additional metric. NSGA-II employs crowding distance to sort individuals within the same front. To compute crowding distance for an individual, we average the distances to its immediate neighbors along the same front in every dimension (dimensions correspond to objective functions). Larger crowding distance represents more fit individuals.
The intuition behind this metric is to favor sparsely populated regions of a front when selecting individuals for recombination. By participating in recombination, these individuals are more likely to create offsprings that will "fill in the gaps" in the front yielding a more diverse set of solutions. Diversity is an important issue in any multiobjective optimization problem. Uniformly distributed solutions along the optimal Pareto-front provide more flexibility to the end-user than, for example, one dense cluster of solutions.
Experimental Results

Test Set Reordering
The first set of experiments dealt exclusively with test set reordering. No reduction was performed at this stage. We used ATALANTA [14] an automatic test pattern generator in its default mode to generate a compacted test set with very high fault coverage for ISCAS85 combinational benchmark suite. A short summary of this suite is given in Table 2 . The last column presents the average number of test vectors generated by ATALANTA (these averages were computed by running ATALANTA 30 times for every circuit).
A fault simulator HOPE [18] (designed to evaluate test coverage) was run on a modified circuit definition where all outputs of internal gates have been declared as primary to retrieve outputs of internal gates as well corresponding to every test vector. After computing the transition matrix for TSP, we applied the next-descent implementation of 2-opt and a generational GA using switching activity as the objective function. The experiments using the GA utilized a population size of 100, two hundred generations, tournament selection, WBEX, and no mutation. The results over 30 trials can be found in Table 3 , where the best technique for every benchmark problem has been highlighted in bold. The average percent improvement over the total switching activity of an unordered set by using the highlighted technique is given in the last column. Although WBEX generally outperforms 2-opt, it does so with statistical significance under p < 0.05 only for c432, c499, and c1355.
In our experience, 2-opt runs significantly faster than the GA-based approach because the former does not have the overhead associated with maintaining a population. All n2 edges of the TSP can be computed once at the beginning and stored internally as a matrix. Performing an edge evaluation, associated with going from one test vector to another, implies nothing more than accessing an entry of that matrix. Table 4 shows how our results compare to deterministic heuristic-based methods used in the literature [1] , [2] . There are two things to be noted from Figure 4 . First, a progressive decay in the amount of improvement is clearly visible. This is intuitive since convergence closer to a global optimum would naturally leave less room for improvement. The second thing to note is the vertical axis scale. The biggest amount of improvement has been observed during population initialization (not plotted in Figure 4) , which is to be expected as the individuals are generated randomly. However, throughout generations the improvement in switching activity remained consistently less than 1200 transitions or approximately .3% for this benchmark problem. This suggests that either solutions generated by WBEX fall very close to local optima or that basins of attraction are rather shallow. Either case is characterized by almost non-existent difference in performance between WBEX and WBEX+2-opt.
Test Set Reduction
To address the problem of test set reduction we have modified our GA framework to NSGA-II with individuals represented as subsets of the original compacted test set generated by ATALANTA. The two objective functions used were (1 -Fault Coverage) and switching activity. To compute fitness of an individual, HOPE simulator [18] was run to determine the fault coverage and 2-opt was used to find a locally optimal ordering from which switching activity could be computed. We borrowed Chattopadhyay's crossover and mutation operators [2] . The former is an equivalent of single-point crossover [23] where each of the parents is split in two, and the parts are recombined to produce two children. Special care is taken to ensure no duplicate test vectors occur. The mutation operator either removes or appends new vectors from the original test set. When using a population size of 100, we noticed that mutation did not yield any significant improvement in performance. # test vectors  c432  36  7  40  120  49  c499  41  32  40  162  53  c880  60  26  63  320  53  c1355  41  32  40  506  85  c1908  33  25  277  603  117  c2670  233  140  321  872  107  c3540  50  22  490  1179  149  c5315  178  123  581  1726  118  c6288  32  32  32  2384  31  c7552 207 108 876 2636 207 1803  1751  3004  2464  2102  2911  c499  3178  3109  5450  4920  4340  4264  c880  5504  5416  8918  8183  6762  7657  c1355  12793  12622  13949  13315  11008  15169  c1908 28731  28420  25608  24251  20265  32918  c2670 31624 31492  25296  21917  17174  43374  c3540 55937 55903  72458  66443  58089  63600  c5315 89309 88840  107004  93573  79180  103058  c6288  26734  26499  23970  20792  16036  28288  c7552 198799 201741  163742  142641  120763  234536   Table 4 Figure 5 shows the results obtained from a population size of 100 after running NSGA-II framework for 200 generations on c432. Every point on a graph corresponds to a particular test vector subset. Note that a Pareto-front represents a gradient of solutions and is better suited for the end-user who can choose a particular solution depending on his/her application than a single solution obtained through fixed weighting of the objective functions. The granularity of this gradient can be controlled by modifying the population size. Larger values of the population size will yield more points along a Pareto-front and, thus, a finer gradient. 6 
Conclusion and Future Work
This work has touched on a number of important points relating to dynamic power dissipation minimization during combinational circuit testing. We have performed a quantitative comparison between two TSP techniques well suited for this problem, demonstrating that a GA-based approach with proper crossover operator is able to find better solutions than 2-opt heuristic and requires fewer edge evaluations for larger circuits. The second contribution of this paper was introduction of Pareto-fronts to the problem of test set reduction. Our results were close to but not better than what reported in [2] for this problem. We believe that this is due to a much smaller and compact set of test vectors we used in our experiment. It would be interesting to see Chattopadhyay's experiments [2] rerun in a NSGA-II framework to generate a Pareto-front of optimal solutions rather than a single point.
We are currently extending this work to scan-based sequential circuits [21] . Testing a scan-based sequential circuit involves useless power dissipation during the scan-in and the scan-out of the states before and after the application of the test. This power dissipation can be decreased through scan-latch reordering.
We are also experimenting with more accurate estimates of power consumption. Load capacitance of a gate (as defined in Equation 2) depends on the number of gates connected to its output and, therefore, can be approximated by its fan-out count. The load capacitance provides weighting on switching activity of a gate and can potentially serve as a more accurate objective function. We found no literature that takes this into consideration.
